

Q1: Write assert properties for the following with the posedge clk

- When signal_a rises, then starting next cycle, signal_b eventually shall fall
- When valid signal is high, then after 1 clk cycle, wr_ack should remain high until done is high
- When signal req rises, then after 1 clk cycle it is expected the ack eventually be high ,and after it gets high, it must go low the following clk cycle

Q2: Do as instructed in each file shared on Google Classroom